发明名称 |
Method of verifying integrity of control module arithmetic logic unit (ALU) |
摘要 |
A method of verifying the integrity of an arithmetic logic unit (ALU) of a control module includes inputting a first test value into one of a plurality of registers of the ALU and inputting a second test value into remaining registers of the plurality of registers. A first set of operations is performed between the one of the plurality of registers and each of the remaining registers to produce a first set of results. A fault is indicated when one of the first set of results varies from a first predetermined result.
|
申请公布号 |
US2006036911(A1) |
申请公布日期 |
2006.02.16 |
申请号 |
US20040918621 |
申请日期 |
2004.08.13 |
申请人 |
COSTIN MARK H;HARTREY TIMOTHY J;VALASCHO TYRUS J;SULLIVAN STEVEN P;MAYHEW WILLIAM R;KRISHNAN ANANTH;PENG JINCHUN |
发明人 |
COSTIN MARK H.;HARTREY TIMOTHY J.;VALASCHO TYRUS J.;SULLIVAN STEVEN P.;MAYHEW WILLIAM R.;KRISHNAN ANANTH;PENG JINCHUN |
分类号 |
G06F11/00 |
主分类号 |
G06F11/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|