发明名称 |
Contextual memory interface for network processor |
摘要 |
A memory subsystem includes multiple different caches configured for different types of data transfer operations between one or more processing units and a main memory. The different caches can include a first general cache configured for general random memory accesses, a software controlled cache used for controlling cache operations for different processing devices accessing the same data, and a streaming cache configured for large packet data memory accesses. An arbiter may be used for arbitrating requests by the multiple different caches for accessing the main memory.
|
申请公布号 |
US2006020756(A1) |
申请公布日期 |
2006.01.26 |
申请号 |
US20050181117 |
申请日期 |
2005.07.13 |
申请人 |
TRAN HOAI V;ROWETT KEVIN J;SIKDAR SOMSUBHRA;SWEEDLER JONATHAN;JALALI CAVEH |
发明人 |
TRAN HOAI V.;ROWETT KEVIN J.;SIKDAR SOMSUBHRA;SWEEDLER JONATHAN;JALALI CAVEH |
分类号 |
G06F12/00 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|