METHOD AND ARCHITECTURE OF A COUPLING SYSTEM FOR MICROPROCESSORS AND LOGIC DEVICES

摘要

A system for coupling processors and logic devices is provided. The system includes a central processing unit node and a re-configurable computing node that are coupled to a shared memory. The system further includes a discrete I/O bus used for signaling between the central processing unit node and the re-configurable computing node.