| 发明名称 |
FLASH ADC RECEIVER WITH REDUCED ERRORS |
| 摘要 |
Symbol decoding errors at a receiver utilising a flash analog to digital converter (ADC) can be reduced by adjusting a reference voltage level of the ADC where a decoding error rate at the reference voltage level exceeds a threshold.
|
| 申请公布号 |
US2005280568(A1) |
申请公布日期 |
2005.12.22 |
| 申请号 |
US20040870054 |
申请日期 |
2004.06.18 |
| 申请人 |
ROWLAND ANDY;LUK TOM;HADJIHASSAN SEVGUI |
发明人 |
ROWLAND ANDY;LUK TOM;HADJIHASSAN SEVGUI |
| 分类号 |
H03M1/06;H03M1/08;H03M1/12;H03M1/18;H03M1/36;(IPC1-7):H03M1/12 |
主分类号 |
H03M1/06 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
