发明名称 Processor instruction with repeated execution code
摘要 The present invention relates to a design of a computer system that processes instructions with a specific operation code causing the processor to execute a certain operation twice and a method for running such computer system in a time and register space saving manner. A method is provided for executing at least one computer instruction which defines at least a first source operand and an operation to be carried out on the operand, the instruction containing at least one address field of a predetermined bit length and at least one repeated execution bit related to the first operand. The method includes accessing the first source operand; accessing the repeated execution bit and deriving from that repeated execution bit a repeated execution code defining a repeated execution condition; and selectively carrying out the operation defined in the instruction once, twice or more times in dependence of the repeated execution code. This method has the advantageous effect that in case an instruction shall be performed twice or more times, no separate or additional special instruction is necessary, thereby register space and the time for processing separate or additional logical instructions is saved.
申请公布号 US2005273582(A1) 申请公布日期 2005.12.08
申请号 US20040857964 申请日期 2004.06.02
申请人 BROADCOM CORPORATION 发明人 WILSON SOPHIE
分类号 G06F9/00;G06F9/312;G06F9/32;G06F9/38;(IPC1-7):G06F9/00 主分类号 G06F9/00
代理机构 代理人
主权项
地址