发明名称 Inhibition circuit with hysterisis and low consumption
摘要 <p>The circuit has a comparator (10) with a negative input connected to a generator (20) producing a reference potential and a positive input connected to an output of a hysteresis circuit (30) producing a potential image of a supply potential (VDD). The circuit (30) has a diode (D2) and a reference current generator (50) connected in parallel between a common point on which the potential (VDD) is applied and the output.</p>
申请公布号 EP1603238(A1) 申请公布日期 2005.12.07
申请号 EP20050366003 申请日期 2005.06.02
申请人 STIMICROELECTRONICS SA 发明人 FOREL, CHRISTOPHE;CITTADINI, ROBERT
分类号 G06F1/28;H03K17/22;H03K17/24;H03K19/00;(IPC1-7):H03K19/00 主分类号 G06F1/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利