发明名称
摘要 A tester and method are provided for testing semiconductor devices. Generally, the tester includes a multitasking Algorithmic Pattern Generator (APG) to concurrently execute multiple programs on multiple test sites using a single pattern generator. In one embodiment, up to eight test programs are run independently and concurrently on eight independent sixteen-pin devices on a 128 pin test site. When the multitasking APG is ready to broadcast to a device, timing system associated with that device only (and not the other devices) are loaded. While the timing system is executing the cycle of the test programs for the device just loaded, the APG continues on to load the other devices. Because of the slow cycle rates required for programming versus reading, the tester is particularly advantageous for testing flash memory. Optionally, for higher throughput, the APG can be run in lock step at up to a maximum operating frequency of the APG during read cycle of flash.
申请公布号 JP2005528596(A) 申请公布日期 2005.09.22
申请号 JP20040502010 申请日期 2003.05.06
申请人 发明人
分类号 G01R31/26;G01R31/3181;G01R31/3183;G01R31/319;G11C29/56;H01L21/66;(IPC1-7):G01R31/318;G11C29/00 主分类号 G01R31/26
代理机构 代理人
主权项
地址