Delay circuit, testing apparatus, and capacitor

摘要

A delay circuit having an adjustable delay resolution is provided. The delay circuit has a path through which a signal transmits, a field effect transistor whose source region and drain region are connected to the path, and an impressed voltage control unit which controls a voltage to be impressed to the gate electrode of the field effect transistor. The impressed voltage control unit may be a digital analog converter.