发明名称 |
Integrated circuit comprising a secure test mode by resetting of said test mode |
摘要 |
The circuit is adapted to function in a normal operation mode or in a test mode during which a test access port (TAP) controller configures configurable cells (C1-CN) either in functional state or in a chained state in which the cells are functionally connected in chain to form a shift register. A validation circuit produces initialization signals to control initialization of the cells and produces a signal to change the circuit mode. |
申请公布号 |
EP1560033(A1) |
申请公布日期 |
2005.08.03 |
申请号 |
EP20050366001 |
申请日期 |
2005.01.21 |
申请人 |
STMICROELECTRONICS S.A. |
发明人 |
BANCEL, FREDERIC;HELY, DAVID |
分类号 |
G01R31/3185;G01R31/317;G06F12/14;G06F21/75 |
主分类号 |
G01R31/3185 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|