发明名称 NONVOLATILE SEMICONDUCTOR MEMORY CELL AND ITS MANUFACTURING METHOD
摘要 PROBLEM TO BE SOLVED: To increase the coupling ratio of cells, avoid the short-channel effect, and improve the controllability of a threshold for preventing the write-in failure. SOLUTION: The nonvolatile semiconductor memory cell comprises a semiconductor substrate 11, a laminate gate structure composed of a tunnel insulation film 12, and a gate side wall insulation film 40. The laminate gate structure comprises a floating gate electrode 13, an inter-electrode insulation film 20, and a control gate electrode 30. All these elements are laminated on the semiconductor substrate 11. Further, the inter-electrode 20 is configured of three-layered structure comprising a first oxidizer barrier layer 21, a middle insulation layer 22, and a second oxidizer barrier layer 23. The gate side wall insulation films 40 is formed on both sides of the laminate gate structure. The thickness of the gate side wall insulation film 40 increases toward the tunnel insulation film 12 from the inter-electrode insulation film 20 at the side of the floating gate electrode 13, and the width of the floating gate electrode 13 in the channel lengthwise direction decreases toward the tunnel insulation film 12 from the inter-electrode insulation film 20. COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2005197363(A) 申请公布日期 2005.07.21
申请号 JP20040000518 申请日期 2004.01.05
申请人 TOSHIBA CORP 发明人 OZAWA YOSHIO
分类号 H01L21/8247;H01L21/28;H01L21/336;H01L27/115;H01L29/423;H01L29/51;H01L29/78;H01L29/788;H01L29/792;(IPC1-7):H01L21/824 主分类号 H01L21/8247
代理机构 代理人
主权项
地址