摘要 |
A semiconductor device capable that shortens test time with a simple circuit configuration and prevents enlargement of the circuit area for testing. The semiconductor device has a macro memory and a logic section mounted thereon. The macro memory includes an operation control circuit for executing a read/write operation of data in accordance with an input signal containing an address, data, and a command. A test register for storing data to select a test mode is arranged in a storage area of the macro memory that is selected by an address. A write circuit generates a control signal enabling the writing of data to the test register in response to a write command provided from the operation control circuit.
|