发明名称 |
DELTA-SIGMA TYPE FRACTION DIVISION PLL SYNTHESIZER |
摘要 |
<p>It is possible to obtain a low spurious of a delta-sigma type fraction division PLL synthesizer. The delta-sigma type fraction division PLL synthesizer includes a first and a second L-value accumulator (31, 30), and an adder (29) for calculating a difference of overflow signals (16, 17) of the first and the second L-value accumulator (31, 30), so that the output of the adder (29) switches the division ratio of a variable divider (2) having a division ratio which can be switched to M, M+1, M-1. Thus, frequency of spurious generated by an operation noise of the first and the second L-value accumulator (31, 30) is shifted to a higher frequency component than the prior art and removed by a loop filter (low pass filter) (5).</p> |
申请公布号 |
WO2005057793(A1) |
申请公布日期 |
2005.06.23 |
申请号 |
WO2004JP18405 |
申请日期 |
2004.12.09 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;SAEKI, TAKAHARU;MAEDA, MASAKATSU |
发明人 |
SAEKI, TAKAHARU;MAEDA, MASAKATSU |
分类号 |
H03M3/02;H03L7/183;H03L7/197;H03M7/32;(IPC1-7):H03L7/197 |
主分类号 |
H03M3/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|