发明名称 |
Interleaving apparatus and method for a communication system |
摘要 |
An interleaving apparatus and method for a communication system which can be applied to determine a new interleaver size N'=2<SUP>m</SUP>x(j+1) and addresses of 0 to N'-1, if a given interleaver size N is larger than 2<SUP>m</SUP>xj and smaller than 2<SUP>m</SUP>x(j+1), where m represents a first parameter indicating a number of consecutive zero bits from a least significant bit (LSB) to a most significant bit (MSB), and j represents a second parameter corresponding to a decimal value other than said consecutive zero bits. The interleaving apparatus and method sequentially stores N input data bits in an interleaver memory with the new interleaver size N' from an address 0 to an address N-1. The interleaving apparatus and method then executes a Partial Bit Reversal(PBRO)-interleaving the memory with the new interleaver size N', and reads data from the memory by deleting addresses corresponding to addresses of N to N'-1 of the memory before interleaving.
|
申请公布号 |
US6910110(B2) |
申请公布日期 |
2005.06.21 |
申请号 |
US20030338715 |
申请日期 |
2003.01.09 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
KIM MIN-GOO;HA SANG-HYUCK |
分类号 |
H03M13/27;H04L1/00;(IPC1-7):G06F12/00 |
主分类号 |
H03M13/27 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|