发明名称 Method and integrated circuit for capacitor measurement with digital readout
摘要 On-chip absolute value measurement circuit and an on-chip capacitor mismatch value measurement circuits are provided. The absolute value measurement circuit begins charging a capacitor. When the voltage across the capacitor reaches a first threshold, the absolute value measurement circuit starts a counter. When the voltage across the capacitor reaches a second threshold, the counter stops. The counter value is provided as digital output. A computer device reads the digital output and calculates the absolute value of the capacitor based on the counter value. The mismatch measurement circuit repeatedly charges an evaluation capacitor and transfers the charge from the evaluation capacitor to an integrating capacitor. For each transfer of charge, a counter is incremented until the voltage across the integrating capacitor reaches a threshold voltage. The counter value is provided as digital output. This process is repeated for each evaluation capacitor on the chip. A computer device reads each counter value and calculates mismatch values based on the counter values.
申请公布号 US6897673(B2) 申请公布日期 2005.05.24
申请号 US20030392206 申请日期 2003.03.19
申请人 LSI LOGIC CORPORATION 发明人 SAVAGE SCOTT CHRISTOPHER;MCNITT JOHN LYNN;GOLLIHER SEAN ANTHONY
分类号 G01R27/26;G01R31/28;(IPC1-7):G01R31/02;G01R31/26 主分类号 G01R27/26
代理机构 代理人
主权项
地址