发明名称 Optimization of routing layers and board space requirements for a ball grid array package
摘要 A method and apparatus for improved contact pad arrays and land patterns for integrated circuit packages are presented. A plurality of conductive pads are arranged in an array of rows and columns. At least one edge of a perimeter of the array is not fully populated with conductive pads. Spaces created in the edge by missing conductive pads create additional routing channels for signals from conductive pads within the array to be routed external to the array through the edge. A land pattern may have routing channels on one or more layers of a printed circuit board. In such a multi-layer land pattern, spaces can be created in edges on any number of the layers. Furthermore, corner pad arrangements having known routing channel characteristics can be used in any number of corners of a land pattern that incorporates spaces in an edge.
申请公布号 US2005077634(A1) 申请公布日期 2005.04.14
申请号 US20040921134 申请日期 2004.08.19
申请人 SEAMAN KEVIN L.;WNEK VERNON M. 发明人 SEAMAN KEVIN L.;WNEK VERNON M.
分类号 H01L23/498;H01L23/50;H05K1/11;H05K3/00;(IPC1-7):H01L23/48;H01L21/44 主分类号 H01L23/498
代理机构 代理人
主权项
地址