发明名称 |
Low power way-predicted cache |
摘要 |
A way predictor comprises a decoder, a memory coupled to the decoder, and a circuit. The decoder is configured to decode an indication of a first address that is to access a cache, and is configured to select a set responsive to the indication of the first address. The memory is configured to output a plurality of values from a set of storage locations in response to the decoder selecting the set, wherein each of the plurality of values corresponds to a different way of the cache. Coupled to receive the plurality of values and a first value corresponding to the first address, the circuit is configured to generate a way prediction for the cache responsive to the plurality of values and the first value.
|
申请公布号 |
US2005050278(A1) |
申请公布日期 |
2005.03.03 |
申请号 |
US20030653754 |
申请日期 |
2003.09.03 |
申请人 |
ADVANCED MICRO DEVICES, INC. |
发明人 |
MEIER STEPHAN G.;NELSON S. CRAIG;SHEN GENE W. |
分类号 |
G06F12/08;G06F12/10;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|