发明名称 MicroTLB and micro TAG for reducing power in a processor
摘要 A processor comprises a cache, a first TLB, and a tag circuit. The cache comprises a data memory storing a plurality of cache lines and a tag memory storing a plurality of tags. Each of the tags corresponds to a respective one of the cache lines. The first TLB stores a plurality of page portions of virtual addresses identifying a plurality of virtual pages for which physical address translations are stored in the first TLB. The tag circuit is configured to identify one or more of the plurality of cache lines that are stored in the cache and are within the plurality of virtual pages. In response to a hit by a first virtual address in the first TLB and a hit by the first virtual address in the tag circuit, the tag circuit is configured to prevent a read of the tag memory in the cache.
申请公布号 US2005050277(A1) 申请公布日期 2005.03.03
申请号 US20030653749 申请日期 2003.09.03
申请人 ADVANCED MICRO DEVICES, INC. 发明人 SHEN GENE W.;NELSON S. CRAIG
分类号 G06F12/00;G06F12/08;G06F12/10;(IPC1-7):G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址