METHOD FOR CONFIGURATION THROUGHPUT OF ELECTRONIC CIRCUITS

摘要

A system and method for maximizing the throughput of test and configuration in the manufacture of electronic circuits and systems. The system employs a tester having a flexible parallel test architecture (302) with expandable resources that can accommodate a selected number of units under test or UUTs (304.1, 304.2, 304.n). The parallel test architecture is configurable to accept separate banks or partitions of UUTs, thereby enabling the system to obtain an optimal or maximum achievable throughput of test and configuration for the UUTs. The system determines an optimal or maximum achievable throughput by calculating a desired number N of UUTs to be tested/configured in parallel. Testing or configuring this desired number of UUTs in parallel allows the handling time to be balanced with the test and configuration time s, thereby resulting in the maximum achievable throughput.