Method, system, and apparatus for an efficient power dissipation

摘要

A processor that includes a digital throttle to monitor the activity of the execution pipeline and to change a frequency of a first or second PLL clock within a single clock cycle based on a power state.