发明名称 METHOD OF FORMING ISOLATION LAYER OF SEMICONDUCTOR DEVICE TO PREVENT GENERATION OF MOAT FROM EDGE OF ISOLATION LAYER
摘要 PURPOSE: A method of forming an isolation layer of a semiconductor device is provided to prevent the generation of a moat from an edge of the isolation layer by oxidizing an exposed edge part of a silicon layer. CONSTITUTION: A laminated structure of a pad oxide layer(102), a silicon layer, and a pad nitride layer is formed on a semiconductor substrate(101) in order to open an isolation region. A trench is formed on the isolation region. An oxide layer(108) is formed by oxidizing a sidewall of the silicon layer. The trench is buried by an insulating material layer(109). A CMP process is performed to planarize the entire surface of the semiconductor substrate. The pad nitride layer and the silicon layer are removed therefrom.
申请公布号 KR20050009491(A) 申请公布日期 2005.01.25
申请号 KR20030048824 申请日期 2003.07.16
申请人 MAGNACHIP SEMICONDUCTOR, LTD. 发明人 LEE, WON KWON
分类号 H01L21/762;(IPC1-7):H01L21/762 主分类号 H01L21/762
代理机构 代理人
主权项
地址