SEU RESISTANT SRAM USING FEEDBACK MOSFET

摘要

A random access memory cell has first and second inverters each having an input and an output. The input of the first inverter is coupled to the out put of the second inverter by a Schottky-diode-free MOSFET. The input of the second inverter is coupled to the output of the first inverter.