发明名称 Method and system for memory access arbitration for minimizing read/write turnaround penalties
摘要 A method and system for arbitrating among memory access commands from clients seeking access to a DRAM or other memory, and an arbiter for use in implementing such method or system. When arbitrating among competing commands that include at least one command of the same read/write type as the current command, the arbiter selects a command of the same read/write type as the current command. In a wait mode, when arbitrating among a set of the commands that includes no command of the same read/write type as the current command, the arbiter prevents each command in the set from reaching the memory. Preferably, after operating in the wait mode for a limited time, the arbiter enters another arbitration mode in which it can select a command of the opposite read/write type as the current command. Preferably, the arbiter is implemented to be operable in any of multiple operating modes. For example, it can have separately programmable wait times for ''read to write'' and ''write to read''situations.Preferably, the arbiter monitors for occurrence of potential page fault conditions.
申请公布号 US6829689(B1) 申请公布日期 2004.12.07
申请号 US20020074066 申请日期 2002.02.12
申请人 NVIDIA CORPORATION 发明人 VAN DYKE JAMES M.
分类号 G06F12/00;G06F13/16;(IPC1-7):G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址