发明名称 |
VECTORED FLIP-FLOPS AND LATCHES WITH EMBEDDED OUTPUT-MERGE LOGIC AND SHARED CLOCK DRIVERS |
摘要 |
A logic cell includes a shared clock driver to drive vectored sequential logic elements such as flip-flops and latches with merged outputs. In one embodiment, a logic cell includes a clock signal directly input to the flip-flops, which act as a passgate for latches. The clock signal is also input to a single inverter whose output drives the flip-flops. The outputs of the flip-flops are input into one or more logic gates embedded within the cell. The logic gates generate logical outputs for data signals input to the cell.
|
申请公布号 |
US2004239392(A1) |
申请公布日期 |
2004.12.02 |
申请号 |
US20030448426 |
申请日期 |
2003.05.30 |
申请人 |
INTEL CORPORATION |
发明人 |
ANSHUMALI KUMAR A.;FLETCHER THOMAS D. |
分类号 |
H03K3/037;H03K3/356;(IPC1-7):H03K3/037 |
主分类号 |
H03K3/037 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|