摘要 |
A CMOS circuit such as an inverter or latch is disclosed where transistors used in the circuit are interconnected using a connector disposed intermediate, and operatively connecting, a gate of a first transistor forming region and a gate of a second transistor forming region, the connector generally defining a Z-shape. It is emphasized that this abstract is provided to comply with the rules requiring an abstract which will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
|