发明名称 |
FERROELECTRIC MEMORY DEVICE |
摘要 |
<p>A ferroelectric memory device (101) has memory cells each composed of a memory cell transistor and a memory cell capacitor. Each memory capacitor (101a) is composed of a lower electrode (2) independent from the other lower electrodes, a ferroelectric layer (3) formed on the lower electrode (2), and an upper electrode (4) formed on the ferroelectric layer (3) and connected to other upper electrodes to serve as a plate electrode. The width of the upper electrode is smaller than that of the ferroelectric layer. Since the width of each upper electrode is smaller than that of each ferroelectric layer, current leak between the upper and lower electrodes is prevented. The intervals between the memory cell capacitors can be decreased without causing current leak between the upper and lower electrodes, thereby achieving a smaller memory cell size.</p> |
申请公布号 |
WO2004097939(A1) |
申请公布日期 |
2004.11.11 |
申请号 |
WO2004JP05991 |
申请日期 |
2004.04.26 |
申请人 |
HIRANO, HIROSHIGE;MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
HIRANO, HIROSHIGE |
分类号 |
H01L21/8242;H01L21/8246;H01L27/105;H01L27/108;H01L27/115;(IPC1-7):H01L27/105;H01L21/824 |
主分类号 |
H01L21/8242 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|