发明名称 Pipe latch circuit for outputting data with high speed
摘要 It is an objective of the present invention to provide a pipe latch circuit with simpler control, smaller footprint, and higher speed operation. For this purpose, the present invention provides a pipe latch circuit for storing a sequentially received plurality of first data and second data and outputting them as rising edge output data or falling edge output data.
申请公布号 US6813195(B2) 申请公布日期 2004.11.02
申请号 US20030620901 申请日期 2003.07.16
申请人 HYNIX SEMICONDUCTOR INC. 发明人 BANG JEONG-HO;NAM KI-JUN
分类号 G11C11/417;G11C7/00;G11C7/10;G11C8/00;G11C11/00;G11C11/34;G11C11/40;G11C11/407;G11C11/413;H03K3/037;(IPC1-7):G11C11/00 主分类号 G11C11/417
代理机构 代理人
主权项
地址