Minimization of clock skew and clock phase delay in integrated circuits

摘要

A hierarchal block for an integrated circuit includes a plurality of sequential registers, a plurality of clock cluster buffers, and a plurality of clock pins. The sequential registers are grouped into a plurality of clusters. Each of the clock cluster buffers is associated with a respective one of the clusters such that a clock net connection can be made to a clock gate input of each of the registers in the respective one of the clusters. Each of the clock pins is associated with a respective one of said clock cluster buffers such that a clock net connection can be made between each clock pin and the respective one of the clock cluster buffers.