发明名称 MEMORY DEVICE
摘要 <p>A memory device includes a data line (DATA-BUS) for connection to a memory cell, a reference line (Reference-BUS) for reference, a precharge circuit (101), a load circuit (102), and an amplification circuit (103). The precharge circuit is connected to the data line and the reference line so as to precharge the data line and the reference line. The load circuit is connected to the data line and the reference line so as to apply a first constant current to the data line and a second constant current which is smaller than the first constant current to the reference line. The amplification circuit is connected to the data line and the reference line so as to amplify a differential voltage between the data line and the reference line.</p>
申请公布号 WO2004075200(A1) 申请公布日期 2004.09.02
申请号 WO2003JP01774 申请日期 2003.02.19
申请人 FUJITSU LIMITED;HATAKEYAMA, ATSUSHI;IKEDA, TOSHIMI;TANIGUCHI, NOBUTAKA;KIKUTAKE, AKIRA;KAWABATA, KUNINORI;TAKEUCHI, ATSUSHI 发明人 HATAKEYAMA, ATSUSHI;IKEDA, TOSHIMI;TANIGUCHI, NOBUTAKA;KIKUTAKE, AKIRA;KAWABATA, KUNINORI;TAKEUCHI, ATSUSHI
分类号 G11C5/06;G11C16/06;G11C16/28;(IPC1-7):G11C16/06 主分类号 G11C5/06
代理机构 代理人
主权项
地址