发明名称 SEMICONDUCTOR DEVICE AND ITS MANUFACTURING PROCESS
摘要 PROBLEM TO BE SOLVED: To reduce variation in the parasitic capacitance between wirings by forming a space between the wirings. SOLUTION: A plurality of wirings 4a-4d are formed on a substrate, a first insulation film 3 is formed between and on the wirings, trenches 7b'-7d' are formed selectively in the first insulation film 3 between the wirings, and a second insulation film 8 is formed on the first insulation film 3 wherein spaces 7b-7d occupy the inside of the trenches. A space can be formed between the wirings especially at such a part as the wirings are arranged densely. Vacuum or gas exists in that space and since the dielectric constant is significantly low as compared with that of an interlayer insulation film, parasitic capacitance between the wirings can be reduced. COPYRIGHT: (C)2004,JPO&NCIPI
申请公布号 JP2004241634(A) 申请公布日期 2004.08.26
申请号 JP20030029692 申请日期 2003.02.06
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 SUNADA TAKESHI
分类号 H01L23/522;H01L21/316;H01L21/768;(IPC1-7):H01L21/768 主分类号 H01L23/522
代理机构 代理人
主权项
地址