发明名称 Electrically erasable and programmable memory, has control and refreshment units arranged to erase counter after reaching maximum count value chosen so that cells undergone maximum number of stress cycles equal to determined number
摘要 <p>Memory (MEM1) has memory plan organized into sectors (ST1-ST8), each with counter (CMPT1-CMPT8) of control and refreshment which is integrated in sector. Sector has memory cells linked to lines of bit of sector. Control and refreshment units are arranged to erase counter after reaching maximum count value chosen so that when maximal count value is reached, memory cells have undergone number of electric stress cycles equal to determined value. An independent claim is also included for a method for controlling and refreshing the memory cells in a electrically erasable and programmable memory.</p>
申请公布号 FR2851074(A1) 申请公布日期 2004.08.13
申请号 FR20030001558 申请日期 2003.02.10
申请人 STMICROELECTRONICS SA 发明人 CAVALERI PAOLA;ZINK SEBASTIEN;LECONTE BRUNO
分类号 G11C11/00;G11C16/02;G11C16/04;G11C16/14;G11C16/16;G11C16/34;(IPC1-7):G11C16/02 主分类号 G11C11/00
代理机构 代理人
主权项
地址