| 摘要 |
<p>A delay locked loop of the present invention which synthesizes data and a clock inputted from outside has: voltage control delay loops having a plurality of delay circuit parts sequentially delaying the clock; a slot selector selecting a slot outputted from the delay circuit parts of the voltage control delay loops; a clock tree part creating a plurality of clocks with the same timing by an output of the slot selector; a phase control part phase-controlling the plurality of delay circuit parts corresponding to the output clock delay variation of the clock tree part; and sensing means on-off controlling all or part of the plurality of delay circuit parts and the slot selector. <IMAGE></p> |
