| 摘要 |
PURPOSE: An access control circuit of a SRAM is provided to reduce a circuit area, by obtaining a similar effect of using a double port SRAM as using a single port SRAM. CONSTITUTION: An access control part(210) receives the first port signal assembly and the second port signal assembly, and generates an MPU access signal activating the output of the first port signal assembly or generates a panel access signal activating the output of the second port assembly. A SRAM core(220) receives the first or the second port signal assembly from the access control part, and stores the first port write data or the second port write data in the first port signal assembly or the second port signal assembly, and outputs the first port write data or the second port write data as the first port read data or the second port read data. The first port latch part(230) latches the first port read data from the SRAM core when it is enabled by the MPU access signal. The second port latch part(240) latches the second port read data from the SRAM core when it is enabled by the panel access signal.
|
