发明名称 |
Surface mount ic stacking method and device |
摘要 |
Packaged surface mount (SMT) chips having matched top contacts and bottom contacts are stacked. Chip features are selected to provide the desired connectivity between chip layers with a greater ease of manufacture. In one embodiment, additional spacing and routing layers are optionally provided between layers. In another, chips are differentiated by optionally providing different conductor and/or nonvolatile cell configurations. In yet another, a minority of a substrate's contacts are configured for aligning with a dielectric region of a spacing layer or substrate to create very low capacitance signal paths between stacked chips. |
申请公布号 |
GB2396056(A) |
申请公布日期 |
2004.06.09 |
申请号 |
GB20040003279 |
申请日期 |
1999.10.26 |
申请人 |
* SEAGATE TECHNOLOGY LLC |
发明人 |
CHAU CHIN * LOW;OSCAR * WOO;MICHAEL R * FABRY;TERRY A * JUNGE;TIANG FEE * YIN;AN AW * CHOON;JONATHAN E * OLSEN |
分类号 |
H01L21/98;H01L25/10;H05K1/14;H05K1/18;H05K3/34;(IPC1-7):H01L25/10 |
主分类号 |
H01L21/98 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|