发明名称 PULSE SWALLOW FUNCTION TYPE PHASE LOCKED LOOP
摘要 PURPOSE: A pulse swallow function type phase locked loop(PLL) is provided to reduce the power consumption of the system by implementing the function of the two counters with one counter as well as to reduce the area of the layout during the design of the ASIC. CONSTITUTION: A pulse swallow function type phase locked loop(PLL) includes a program counter, a program count detection block(36) and a swallow count detection block. The program counter divides the output of the prescaler with a predetermined division ratio and outputs the comparison frequency. The program count detection block(36) allows the program counter to be reset by using the count output signal of the program counter. And, the swallow count detection block outputs the mode control signal to control the prescaler synchronized with the output signal of the prescaler by using the count output signal of the program counter.
申请公布号 KR20040042342(A) 申请公布日期 2004.05.20
申请号 KR20020070601 申请日期 2002.11.14
申请人 HYNIX SEMICONDUCTOR INC. 发明人 CHOI, YUN YEONG
分类号 H03L7/08;(IPC1-7):H03L7/08 主分类号 H03L7/08
代理机构 代理人
主权项
地址