发明名称 |
Line interface integrated circuit and packet switch |
摘要 |
<p>ATM cells inputted into a physical layer interface (12) are once stored in a cell buffer (24) regardless whether they are ATM cells to be outputted from a switching interface (22) or ATM cells addressed to host CPU (26), and the ATM cells addressed to the host CPU are stored in a temporary RAM (18) at a timing controlled by a scheduler (16). The host CPU 26 read out ATM cells stored in the temporary RAM (18) when necessary. Thereby, no FIFO memory is needed to temporarily store ATM cells addressed to the host CPU (26). <IMAGE></p> |
申请公布号 |
EP1096736(A3) |
申请公布日期 |
2004.04.28 |
申请号 |
EP20000122378 |
申请日期 |
2000.10.25 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
FUJISAWA, TOSHIO;SAITO, TOSHITADA;HASEGAWA, JUN |
分类号 |
H04L29/10;H04L12/02;H04L12/70;(IPC1-7):H04L12/56 |
主分类号 |
H04L29/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|