发明名称 METHOD, SYSTEM, AND APPARATUS TO EFFICIENTLY DESIGN AND IMPLEMENT MATCHED INSTRUCTION SET PROCESS SYSTEMS USING INTERCONNECTED DESIGN COMPONENTS
摘要 This invention relates to matched instruction set processor systems and a method, system, and apparatus to efficiently design and implement matched instruction set process systems using interconnected design components. The method includes decomposing the matched instruction set processor system into interconnected design vectors. The method further includes analyzing and mapping the interconnected design vectors into specific hardware and software elements.
申请公布号 WO02065348(A3) 申请公布日期 2004.03.18
申请号 WO2002US04320 申请日期 2002.02.12
申请人 ELLIPSIS DIGITAL SYSTEMS, INC. 发明人 EL-GHOROURY, HUSSEIN, S.
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址