发明名称 STATIC FLIP-FLOP CIRCUIT
摘要 <p>In a master circuit (1) and a slave circuit (2), the size of the transistor constituting a data holding differential pair is set smaller than the size of the transistor constituting a data read out differential pair. Furthermore, a flip-flop circuit is operated in such a high operation speed range that the current of the data holding differential pair becomes smaller than the current of the data read out differential pair and the current of the data holding differential pair becomes not greater than the allowable current of the transistor constituting the data holding differential pair.</p>
申请公布号 WO2004004122(A1) 申请公布日期 2004.01.08
申请号 WO2003JP07963 申请日期 2003.06.24
申请人 NEC CORPORATION;SUZUKI, YASUYUKI;WADA, SHIGEKI;AMAMIYA, YASUSHI 发明人 SUZUKI, YASUYUKI;WADA, SHIGEKI;AMAMIYA, YASUSHI
分类号 H03K3/3562;H03K3/012;H03K3/289;(IPC1-7):H03K3/286;H03K3/356 主分类号 H03K3/3562
代理机构 代理人
主权项
地址