发明名称 |
MEMORY ARRAY HAVING 2T MEMORY CELLS |
摘要 |
The present invention relates to a memory array having a plurality of memory cells. In order to combine the compactness of DRAM with the speed and uncomplicated processing profits of SRAM the present invention proposes a memory array having a plurality of memory cells each comprising:- a storage transistor having a drain coupled to a word-line of said array, a source coupled to a bit-line of said array and a gate, and - a control transistor having a drain coupled to the gate of said storage transistor, a source coupled to said bit-line and a gate coupled to said word-line. |
申请公布号 |
WO03100788(A2) |
申请公布日期 |
2003.12.04 |
申请号 |
WO2003IB01931 |
申请日期 |
2003.05.09 |
申请人 |
KONINKLIJKE PHILIPS ELECTRONICS N.V.;KAAL, VICTOR |
发明人 |
KAAL, VICTOR |
分类号 |
G11C11/405;G11C11/00;G11C11/404 |
主分类号 |
G11C11/405 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|