| 摘要 |
An improved phase lock loop destress circuit is described. The PLL circuit includes a loop destress logic circuit and a coarse tune digital-to-analog converter, which are coupled to a summer and driver, which in turn is coupled to a voltage controlled oscillator. The loop destress logic circuit is configured to automatically select a digital word for use in coarse tuning the voltage controlled oscillator.
|
