ASYNCHRONOUS INTERFACE CIRCUIT AND METHOD FOR A PSEUDO-STATIC MEMORY DEVICE

摘要

An asynchronous address interface circuit (100) and method for converting unrestricted randomly scheduled address transition of memory address signals into scheduled address events from which initiation of a sequence of memory access events can be based. The address interface circuit initiates a delay sequence (106) based on a address transition detection pulse. In the event a new address transition detection pulse is received prior to completion of the delay sequence, the delay sequence (106) is reset and restarted on the new address transition detection pulse. The sequence of memory access events is initiated in response to the completion of the delay sequence.