摘要 |
A first detecting circuit detects a register depending directly on a load instruction. A second detecting circuit detects indirect dependencies of plural stages between all instructions in a state of execution and all load instructions of the respective stages of a pipeline, in accordance with cache miss signals and output signals of the first detecting circuit.
|