发明名称 |
Low power memory design with asymmetric bit line driver |
摘要 |
A register file design having an asymmetric bit line driver is provided. More specifically, the register file design uses a memory element that has a footer device that facilitates the discharge/charging of a bit line through a pass device, where a width of the footer device is greater than a width of the pass device. Further, a method for performing low power memory operations using asymmetric bit line drivers is provided.
|
申请公布号 |
US2003174535(A1) |
申请公布日期 |
2003.09.18 |
申请号 |
US20020097973 |
申请日期 |
2002.03.13 |
申请人 |
SINGH GAJENDRA;RAMACHANDRAN APARNA;RAO MIAO;KANT SHREE |
发明人 |
SINGH GAJENDRA;RAMACHANDRAN APARNA;RAO MIAO;KANT SHREE |
分类号 |
G11C11/412;(IPC1-7):G11C11/00 |
主分类号 |
G11C11/412 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|