摘要 |
A memory cell including a bit and bitnot sense lines as well as a random access memory (RAM) word line and a read only memory (ROM) word line. The memory cell particularly includes a static RAM (SRAM) bit cell and a ROM bit cell. The SRAM bit cell is coupled between the bit and bitnot sense lines, and is responsive to a signal on the RAM word line. The ROM bit cell is also coupled between the bit and bitnot sense lines, and is responsive to a signal on the ROM word line. The ROM bit cell includes first and second ROM pass transistors, a first node for permanently programming connection of the first ROM pass transistor to either a voltage line or a ground line, and a second node for permanently programming connection of the second ROM pass transistor to either the voltage line or the ground line.
|