发明名称 |
Memory devices having power supply routing for delay locked loops that counteracts power noise effects |
摘要 |
A memory device includes first and second power supply pads configured to be connected to a power supply. The memory device further includes a data output circuit that receives power via the first power supply pad and outputs data responsive to an internal clock signal, and a delay-locked loop (DLL) circuit that receives power via the second power supply pad independently of the first power supply pad and that generates the internal clock signal responsive to an external clock signal.
|
申请公布号 |
US2003156462(A1) |
申请公布日期 |
2003.08.21 |
申请号 |
US20030358739 |
申请日期 |
2003.02.05 |
申请人 |
LIM HYUN-WOOK;CHUNG DAE-HYUN |
发明人 |
LIM HYUN-WOOK;CHUNG DAE-HYUN |
分类号 |
H03K5/13;G11C7/22;G11C8/00;G11C11/401;G11C11/407;(IPC1-7):G11C7/00;G11C5/00 |
主分类号 |
H03K5/13 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|