发明名称 Pattern generating method, pattern generator using the method, and memory tester using the pattern generator
摘要 After initializing a Direct Rambus DRAM under test with initialization data, an address, pattern data and mask data are provided to the memory to effect therein a byte-wise masked write of the pattern data, and parallel mask data is converted to plural pieces of serial mask data in accordance with burst addresses generated in a burst address generating means. Based on the bit logical value of each serial mask data, it is decided whether data of each byte is write-enabled or not in the byte-wise masked write, based on the bit logical value of each serial mask data and either one of the initialization data and the byte-wise masked written pattern data is selected to generate expectation data.
申请公布号 US6601204(B1) 申请公布日期 2003.07.29
申请号 US20000717715 申请日期 2000.11.21
申请人 ADVANTEST CORPORATION 发明人 TSUTO MASARU
分类号 G01R31/28;G11C29/02;G11C29/10;G11C29/56;(IPC1-7):G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利