发明名称 Method of fabricating a feature in an integrated circuit using two edge definition layers and a spacer
摘要 A method of fabricating a feature on a substrate is disclosed. In a described embodiment the feature is the gate electrode of an MOS transistor. In this embodiment a polysilicon layer is formed on the substrate. Next, an edge definition layer of silicon nitride is formed on the feature layer. Then, a patterned edge definition layer of silicon dioxide is formed on the first edge definition layer. Then, a silicon nitride spacer is formed adjacent to an edge of the patterned second edge definition layer. Finally, the polysilicon layer is etched, forming the transistor gate electrode from the polysilicon that remains under the spacer.
申请公布号 US6596609(B2) 申请公布日期 2003.07.22
申请号 US20000740782 申请日期 2000.12.19
申请人 INTEL CORPORATION 发明人 CHENG PENG;DOYLE BRIAN S.
分类号 H01L21/28;H01L21/311;H01L21/3213;(IPC1-7):H01L21/265 主分类号 H01L21/28
代理机构 代理人
主权项
地址