发明名称 APPARATUS AND METHOD FOR MEASURING CONSUMED POWER IN DIGITAL SIGNAL PROCESSOR USING TRACE DATA AND SIMULATION TECHNIQUE
摘要 PROBLEM TO BE SOLVED: To provide a method and device for measuring the consumed power of any ventral processing unit with a program under execution. SOLUTION: Using a trace component, the input signal, output signal and interrupt conditions for each clock cycle are decided for measuring the consumed power of the central processing unit 21 with the program under execution. The decided input signal and output signal are applied to a simulation model 26 of a central processing system, and the condition of the central processing unit 21 at each clock cycle is decided. The simulation model 26 is used to decide the power consumption in each condition. The information about the condition progress of the central processing unit is combined with the power consumption of the central processing unit 21, and the power consumption of the central processing unit 21 is decided as a function of the program execution. Through comparison of the power consumption with that program part which is under execution, the program is adjusted so as to decrease the requisite power while the program is under execution. COPYRIGHT: (C)2003,JPO
申请公布号 JP2003178106(A) 申请公布日期 2003.06.27
申请号 JP20020231352 申请日期 2002.08.08
申请人 TEXAS INSTRUMENTS INC 发明人 SWOBODA GARY L
分类号 G06F17/50;G01R21/133;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址