发明名称 Cache line cut through of limited life data in a data processing system
摘要 A method and apparatus for a cache line cut through reduces the latency and memory bandwidth of a data processing system. By cutting through or forwarding a cache line to the next processing element, data that has been read from a local memory into a local cache and altered by a processing element need not be restored to the local memory before it is sent to its destination target processing element. By eliminating the write back to the local memory for direct write through to the destination, performance is increased because the bandwidth and latency are decreased. In a preferred embodiment, the processing elements may be contained within a network processor and the altered data may be a header in one network protocol which needs to be modified to another protocol before transfer of the data along the network. Transfer of the data may be to another network processor, another processing element, or to another memory.
申请公布号 US2003103526(A1) 申请公布日期 2003.06.05
申请号 US20010006604 申请日期 2001.12.05
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 MCBRIDE CHAD B.;BYRN JONATHAN W.;BROBERG ROBERT N.;MCCLANNAHAN GARY P.
分类号 G06F12/08;(IPC1-7):H04J3/16 主分类号 G06F12/08
代理机构 代理人
主权项
地址