摘要 |
For a mulitlayer chip carrier module a computer program receives a large plurality of module design parameters and provides as output a graphical representation of the design together with text files that rate module wireability, including die pad position, attachment of each die pad to its BGA pad, and net cross-over; and quantifies the number of redistribution layers; summarizes input parameters; creates a truth table for rating wireability and thermal requirements; and provides cost sensitive parameters.
|