| 摘要 |
A redundancy circuit for a semiconductor memory having word lines and redundant word lines is described. The redundancy circuit activates the word line at the same time as checking to determine whether the applied address per word line is the address of a defective word line, and deactivates the word line again if it is determined that the applied address is the address of a defective word line.
|
